

Circuitos Lógicos




Módulo # 2

Funções e Tecnologias das Famílias Lógicas



Tabelas verdade

Inputs		Output
A	B	x
0	0	1
0	1	0
1	0	1
1	1	0



A	B	C	x
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

A	B	C	D	x
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1





Função OR





OR

A	B	$x = A + B$
0	0	0
0	1	1
1	0	1
1	1	1



Handwritten signature

Função OR - aplicações




Handwritten signature

Função AND




AND

A	B	$x = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1




A	B	C	$x = ABC$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



Handwritten signature

Função AND - aplicações





Handwritten signature

Função INVERSOR - NOT





INVERSOR

A	$x = \bar{A}$
0	1
1	0




Handwritten signature

Combinações



Handwritten signature

Análise de circuitos




$$X = A'.B.C . (A+D)'$$

A	B	C	D	X
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	0
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	



Handwritten signature

Análise de circuitos




$$X = A'.B.C . (A+D)'$$

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




Handwritten signature

Função NOR




Handwritten signature

Função NAND



Handwritten signature

Análise de circuitos



A	B	C	D	X
...	
1	1	0	0	
1	1	0	1	
1	1	1	0	1
1	1	1	1	



Handwritten signature

Função XOR



Onde $X = 1$? $X = 1$ quando :


$A = 0$ e $B = 1$ $A' \cdot B$

Ou +

$A = 1$ e $B = 0$ $A \cdot B'$

A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

$$X = \bar{A} \cdot B + A \cdot \bar{B}$$



Handwritten signature

Álgebra de Boole




Combinações

Propriedades


	OR	AND	
1.	$a + b = b + a$	$ab = ba$	Comutativa
2.	$a + (bc) = (a + b)(a + c)$	$a(b + c) = (ab) + (ac)$	Distributiva
3.	$a + (b + c) = (a + b) + c$ $= a + b + c$	$a(bc) = (ab)c$ $= abc$	Associativa
4.	$a + a = a$	$aa = a$	
5.	$a + a' = 1$	$aa' = 0$	Complemento
6.	$1 + a = 1$	$0a = 0$	
7.	$0 + a = a$	$1a = a$	
8.	$(a')' = a$		
9.	$a + ab = a$	$a(a + b) = a$	
10.	$a + a'b = a + b$	$a(a' + b) = ab$	
11.	$(a + b)' = a'b'$	$(ab)' = a' + b'$	Teorema de DeMorgan




Handwritten signature



Handwritten signature




Handwritten signature




Handwritten signature

Teorema de DeMorgan




$$\overline{X + Y} = \overline{X} \cdot \overline{Y}$$



$$\overline{X \cdot Y} = \overline{X} + \overline{Y}$$




Handwritten signature



Handwritten signature


Circuitos digitais



[Handwritten signature]




Redução de circuitos




[Handwritten signature]


Níveis lógicos




A saída vai para o nível BAIXO apenas quando todas as entradas forem para o nível ALTO.



A saída vai para o nível ALTO quando qualquer entrada for para o nível BAIXO.




A saída vai para o nível BAIXO quando todas as entradas forem para o nível BAIXO.





A saída vai para o nível ALTO quando qualquer entrada for para o nível ALTO.



Handwritten signature





A	B	C	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1




Handwritten signature

Exercícios



Handwritten signature



Handwritten signature





O que se quer representar ?

Uma fábrica precisa de uma sirene para indicar final de expediente.


Ela deve ser ativada quando ocorrer uma das seguintes condições:

- * já passou das 17:00 h e as máquinas estão ligadas ;
- * é sexta-feira, a produção foi atingida e todas as máquinas estão desligadas.







Handwritten signature





Handwritten signature




Handwritten signature



Handwritten signature







Handwritten signature



Famílias Lógicas e a Tecnologias de CIs



Circuitos lógicos são dispositivos físicos que implementam funções lógicas.



... são 3 variáveis booleanas, ou seja, têm dois "valores físicos" que vão representar o 0 e o 1.

Que função está representada no circuitos elétrico acima ?



Circuitos lógicos são dispositivos físicos que implementam funções lógicas.




... são 3 variáveis booleanas, ou seja, têm dois "valores físicos" que vão representar o 0 e o 1.


Que função está representada no circuitos elétrico acima ?




Outro dispositivo ...



Importantes dispositivos ... diodo




... Se tensão sobre o diodo for V_d , então existe a corrente I .



[Handwritten signature]

Importantes dispositivos ... transistor



... se tensão sobre a junção PN base-emissor, chamada V_{be} for V_d , então existe uma corrente passando nela, chamada I_b ; se existe I_b então existe I_c .

... então há duas situações possíveis :

$$\text{CORTE : } I_b = 0 \quad \left\{ \begin{array}{l} V = 0 \\ \text{ou} \\ V_{be} < V_d \end{array} \right. \Rightarrow \begin{array}{l} I_c = 0 \\ V_{ce} \text{ max} \end{array}$$


$$\text{SATURAÇÃO : } I_b \neq 0 \quad \left\{ \begin{array}{l} V \neq 0 \\ \text{e} \\ V_{be} = V_d \end{array} \right. \Rightarrow \begin{array}{l} I_c \neq 0 \\ V_{ce} \text{ min} \end{array}$$



[Handwritten signature]




Vamos analisar o circuito abaixo ...



A	B	F
0	0	
0	1	
1	0	
1	1	




Vamos analisar o circuito abaixo ...



A	B	F
0	0	1
0	1	
1	0	
1	1	




Vamos analisar o circuito abaixo ...



A	B	F
0	0	1
0	1	0
1	0	
1	1	




Vamos analisar o circuito abaixo ...



A	B	F
0	0	1
0	1	0
1	0	0
1	1	




Vamos analisar o circuito abaixo ...



A	B	F
0	0	1
0	1	0
1	0	0
1	1	0



Vamos analisar o circuito abaixo ...




A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

NOR




Vamos analisar o circuito abaixo ...



Handwritten signature

Vamos analisar o circuito abaixo ...




A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

NAND




Handwritten signature


Evolução das famílias lógicas



DCTL



RTL



DTL



Handwritten signature

Evolução das famílias lógicas : DTL → TTL






Fig. 3.2 Two-input DTL NAND gate

DTL




TTL





Handwritten signature

Porta NAND TTL



7

Porta NAND TTL




A	B	Saída
0	0	1
0	1	1
1	0	1
1	1	0



7



Chaveamento TTL




Condições de entrada	Condições de saída
A e B estão ambas em nível ALTO ($\geq 2\text{ V}$)	Q_3 OFF
As correntes de entrada são muito baixas $I_{IH} = 10\ \mu\text{A}$	Q_4 ON, logo, V_X está em nível baixo ($\leq 0,4\text{ V}$)



Handwritten signature



Chaveamento TTL




Condições de entrada	Condições de saída
A e B estão ambas em nível ALTO ($\leq 0,8\text{ V}$)	Q_4 OFF
A corrente flui para GND através do terminal de entrada em nível baixo. $I_{IL} = 1,1\text{ mA}$	Q_3 atua como um seguidor de emissor e $V_{OH} \geq 2,4\text{ V}$, geralmente $3,6\text{ V}$



Handwritten signature


Que porta é esta ?



Handwritten signature



Que porta é esta ?




A	B	Y
0	0	
0	1	
1	0	
1	1	



Handwritten signature

Que porta é esta ?




A	B	Y
0	0	1
0	1	
1	0	
1	1	



Handwritten signature



Que porta é esta ?




A	B	Y
0	0	1
0	1	
1	0	
1	1	



Handwritten signature

Que porta é esta ?




A	B	Y
0	0	1
0	1	0
1	0	
1	1	



[Handwritten signature]



Que porta é esta ? NOR




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0




[Handwritten signature]

Correntes nas interligações de portas TTL




Handwritten signature




Handwritten signature

Correntes nas interligações de portas TTL




Handwritten signature

Tensão nos níveis lógicos



Handwritten signature

Margem de ruído



Assinatura

Características da Família TTL

A família TTL, como qualquer outra família lógica, tem uma série de características que lhe são peculiares. Apresentamos a seguir algumas delas :

- **Tensão de Alimentação:**

Família	Mínima	Típica	Máxima
TTL	4,5 V	5 V	5,5 V

- **Tensão de Entrada:**

$$V_{IL, \text{máx}} = 0,8 \text{ V} \quad V_{IH, \text{máx}} = 2 \text{ V}$$

- **Tensão de Saída:**

$$V_{OL, \text{máx}} = 0,4 \text{ V} \quad V_{OH, \text{máx}} = 2,4 \text{ V}$$

- **Correntes de Entrada:**

$$I_{IL, \text{máx}} = -1,6 \text{ mA} \quad I_{IH, \text{máx}} = 40 \text{ mA}$$

- **Correntes de Saída:**

$$I_{OL, \text{máx}} = 16 \text{ mA} \quad I_{OH, \text{máx}} = -400 \text{ mA}$$

Fan-out → 10

Margem de ruído → 0,4 V



Atraso por porta → 10 ns

Consumo por porta → 10 mW



Assinatura

Circuitos integrados : CIs e chips



Handwritten signature

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEW)

<p>00</p> <p>QUAD 2-INPUT AND/OR 3-INPUT NAND GATES</p> <p>pinout diagram</p> <p>part numbers: 74V00, 74V10, 74V10N, 74V10P, 74V10M, 74V10N-1, 74V10P-1, 74V10M-1</p> <p>See page 5-1</p>	<p>01</p> <p>QUAD 2-INPUT AND/OR 3-INPUT NAND GATES WITH OPEN-COLLECTOR OUTPUTS</p> <p>pinout diagram</p> <p>part numbers: 74V01, 74V10, 74V10N, 74V10P, 74V10M, 74V10N-1, 74V10P-1, 74V10M-1</p> <p>See page 5-1</p>
<p>02</p> <p>QUAD 2-INPUT AND/OR 3-INPUT NAND GATES WITH 3-STATE OUTPUTS</p> <p>pinout diagram</p> <p>part numbers: 74V02, 74V10, 74V10N, 74V10P, 74V10M, 74V10N-1, 74V10P-1, 74V10M-1</p> <p>See page 5-1</p>	

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS


PIN ASSIGNMENTS (TOP VIEW)

<p>03</p> <p>QUAD 2-INPUT AND/OR 3-INPUT NAND GATES WITH 3-STATE OUTPUTS</p> <p>pinout diagram</p> <p>part numbers: 74V03, 74V10, 74V10N, 74V10P, 74V10M, 74V10N-1, 74V10P-1, 74V10M-1</p> <p>See page 5-1</p>	<p>04</p> <p>QUAD 2-INPUT NAND GATES</p> <p>pinout diagram</p> <p>part numbers: 74V04, 74V10, 74V10N, 74V10P, 74V10M, 74V10N-1, 74V10P-1, 74V10M-1</p> <p>See page 5-1</p>
<p>05</p> <p>QUAD 2-INPUT NAND GATES WITH OPEN-COLLECTOR AND 3-STATE OUTPUTS</p> <p>pinout diagram</p> <p>part numbers: 74V05, 74V10, 74V10N, 74V10P, 74V10M, 74V10N-1, 74V10P-1, 74V10M-1</p> <p>See page 5-1</p>	<p>06</p> <p>QUAD 2-INPUT NAND GATES WITH 3-STATE OUTPUTS</p> <p>pinout diagram</p> <p>part numbers: 74V06, 74V10, 74V10N, 74V10P, 74V10M, 74V10N-1, 74V10P-1, 74V10M-1</p> <p>See page 5-1</p>



Handwritten signature


Tecnologia Schottky



[Handwritten signature]





Porta open-collector OC (coletor aberto)




[Handwritten signature]







Porta 3-state (three-state)




Handwritten signature




Handwritten signature

Barramentos





Handwritten signature

Ciclo de vida das famílias lógicas (Texas Instruments)




Handwritten signature

Tecnologia MOS




[Handwritten signature]



[Handwritten signature]

Tecnologia NMOS



V_{IN}	Q_1	Q_2	$V_{OUT} = \overline{V_{IN}}$
0 V (lógico 0)	$R_{ON} = 1,00 \text{ k}\Omega$	$R_{OFF} = 10^{10} \Omega$	+5 V (lógico 1)
+5 V (lógico 1)	$R_{ON} = 1,00 \text{ k}\Omega$	$R_{ON} = 1 \text{ k}\Omega$	+0,05 V (lógico 0)


(b)



[Handwritten signature]



Tecnologia CMOS



V_{IN}	Q_1	Q_2	V_{OUT}
+ V_{DD} (1 lógico)	OFF $R_{OFF} = 10^{10} \Omega$	ON $R_{ON} = 1 \text{ k}\Omega$	$\approx 0 \text{ V}$
0 V (0 lógico)	ON $R_{ON} = 1 \text{ k}\Omega$	OFF $R_{OFF} = 10^{10} \Omega$	$\approx +V_{DD}$


$$V_{OUT} = \overline{V_{IN}}$$




[Handwritten signature]



NOT TTL




NOT CMOS



Handwritten signature



NAND CMOS




A	B	X
BAIXO	BAIXO	ALTO
BAIXO	ALTO	ALTO
ALTO	BAIXO	ALTO
ALTO	ALTO	BAIXO



Handwritten signature



NOR CMOS



A	B	X
BAIXO	BAIXO	ALTO
BAIXO	ALTO	BAIXO
ALTO	BAIXO	BAIXO
ALTO	ALTO	BAIXO



Handwritten signature

Leitura indicada

Maini, A.K. "Digital Electronics – Principles and Integrated Circuits"

a) Sec. 3.1 – 3.10 , pgs. 71 – 93

b) Sec. 4.1 – 4.7 , pgs. 107 – 146



3

Logic Gates and Related Devices

LEARNING OBJECTIVES

After completing this chapter, you will learn the following:

- Difference between positive and negative logic.
- Functional description of basic and derived logic gates.
- Truth table.
- Building logic gates with more than two inputs using basic logic gates.
- Logic gates with open collector/drain outputs.
- Universal gates.
- Schmitt and INHIBIT gates.
- Gates with complementary outputs.
- Comparison between logic gates, buffers, and inverters.
- IEEE/ANSI symbols for logic gates.
- Application relevant information on popular type numbers.

4

Logic Families

LEARNING OBJECTIVES

After completing this chapter, you will learn the following:

- Significance of logic family for digital circuit designers.
- Common logic families.
- Parameters defining a logic family.
- Comparison of different logic families.
- Transistor transistor logic (TTL) and its sub-families.
- CMOS logic family.
- PMOS and NMOS logic families.
- Emitter coupled logic (ECL) family.
- Bipolar-CMOS (BiCMOS) logic family.
- Integrated injection logic (I²L) family.
- Guidelines to using TTL and CMOS devices.
- Interface aspects of different logic families.



Handwritten signature